



TYPES SN55460, SN75460 DUAL PERIPHERAL POSITIVE-AND DRIVERS

schematic



Resistor values shown are nominal

SN55460 ... J
SN75460 ... J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

TTL gates

PARAMETER	TEST CONDITIONS†	SN55460		SN75460		UNIT		
		MIN	TYP‡	MAX	MIN		TYP‡	MAX
V_{IH} High-level input voltage		2			2	V		
V_{IL} Low-level input voltage				0.8		0.8	V	
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -12 \text{ mA}$	-1.2	-1.5	-1.2	-1.5	V		
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = 0.8 \text{ V}, I_{OH} = -400 \mu\text{A}$	2.4	3.3	2.4	3.3	V		
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, I_{OL} = 16 \text{ mA}$	0.25	0.5	0.25	0.4	V		
I_I Input current at maximum input voltage	input A		1		1	mA		
	input G		2		2			
I_{IH} High-level input current	input A		40		40	μA		
	input G		80		80			
I_{IL} Low-level input current	input A		-1.6		-1.6	mA		
	input G		-3.2		-3.2			
I_{OS} Short-circuit output current §	$V_{CC} = \text{MAX}$	-18	-35	-55	-18	-35	-55	mA
I_{CCH} Supply current, outputs high	$V_{CC} = \text{MAX}, V_I = 0$		2.8	4		2.8	4	mA
I_{CCL} Supply current, outputs low	$V_{CC} = \text{MAX}, V_I = 5 \text{ V}$		7	11		7	11	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values at $V_{CC} = 5 \text{ V}, T_A = 25 \text{ C}$.

§ Not more than one output should be shorted at a time.

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPES SN55460, SN75460 DUAL PERIPHERAL POSITIVE-AND DRIVERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
output transistors

PARAMETER	TEST CONDITIONS†	SN55460		SN75460		UNIT	
		MIN	TYP‡	MAX	MIN		TYP‡
V(BR)CBO Collector-Base Breakdown Voltage	I _C = 100 µA, I _E = 0	40			40		V
V(BR)CEO Collector-Emitter Breakdown Voltage	I _C = 10 mA, I _B = 0, See Note 8	25			25		V
V(BR)CER Collector-Emitter Breakdown Voltage	I _C = 100 µA, R _{BE} = 500 Ω	40			40		V
V(BR)EBO Emitter-Base Breakdown Voltage	I _E = 100 µA, I _C = 0	5			5		V
h _{FE} Static Forward Current Transfer Ratio	V _{CE} = 3 V, I _C = 100 mA, T _A = 25 °C	See Note 8	25		25		
	V _{CE} = 3 V, I _C = 300 mA, T _A = 25 °C		30		30		
	V _{CE} = 3 V, I _C = 100 mA, T _A = MIN		10		20		
	V _{CE} = 3 V, I _C = 300 mA, T _A = MIN		15		25		
V _{BE} Base-Emitter Voltage	I _B = 10 mA, I _C = 100 mA	See Note 8	0.85	1.2	0.85	1	V
	I _B = 30 mA, I _C = 300 mA		1	1.4	1	1.2	
V _{CE(sat)} Collector-Emitter Saturation Voltage	I _B = 10 mA, I _C = 100 mA	See Note 8	0.25	0.5	0.25	0.4	V
	I _B = 30 mA, I _C = 300 mA		0.45	0.8	0.45	0.7	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 8: These parameters must be measured using pulse techniques. t_w = 300 µs, duty cycle ≤ 2%.

switching characteristics, V_{CC} = 5 V, T_A = 25 °C

TTL gates

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} Propagation delay time, low-to-high-level output	C _L = 15 pF, R _L = 400 Ω, See Figure 1		22		ns
t _{PHL} Propagation delay time, high-to-low-level output			8		ns

output transistors

PARAMETER	TEST CONDITIONS†	MIN	TYP	MAX	UNIT	
t _d Delay time	I _C = 200 mA, I _{B(1)} = 20 mA, I _{B(2)} = -40 mA, V _{BE(off)} = -1 V, C _L = 15 pF, R _L = 50 Ω, See Figure 2		10		ns	
t _r Rise time				16		ns
t _s Storage time				23		ns
t _f Fall time				14		ns

† Voltage and current values shown are nominal, exact values vary slightly with transistor parameters.

gates and transistors combined

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH} Propagation delay time, low-to-high-level output	I _C = 200 mA, C _L = 15 pF, R _L = 50 Ω, See Figure 3		45	65	ns	
t _{PHL} Propagation delay time, high-to-low-level output				35	50	ns
t _{TLH} Transition time, low-to-high-level output				10	20	ns
t _{THL} Transition time, high-to-low-level output				10	20	ns
V _{OH} High-level output voltage after switching	V _S = 30 V, I _C = 300 mA, R _{BE} = 500 Ω, See Figure 4	V _S -10			mV	



Digital-to-Analog Converters

DAC0808, DAC0807 DAC0806 8-Bit D/A Converters

general description

The DAC0808 series is an 8-bit monolithic digital-to-analog converter (DAC) featuring a full scale output current settling time of 150 ns while dissipating only 33 mW with $\pm 5V$ supplies. No reference current (I_{REF}) trimming is required for most applications since the full scale output current is typically ± 1 LSB of $255 I_{REF}/256$. Relative accuracies of better than $\pm 0.19\%$ assure 8-bit monotonicity and linearity while zero level output current of less than $4 \mu A$ provides 8-bit zero accuracy for $I_{REF} \geq 2$ mA. The power supply currents of the DAC0808 series are independent of bit codes, and exhibits essentially constant device characteristics over the entire supply voltage range.

The DAC0808 will interface directly with popular TTL, DTL or CMOS logic levels, and is a direct replacement for the MC1508/MC1408. For higher speed applications, see DAC0800 data sheet.


features

- Relative accuracy: $\pm 0.19\%$ error maximum (DAC0808)
- Full scale current match: ± 1 LSB typ
- 7 and 6-bit accuracy available (DAC0807, DAC0806)
- Fast settling time: 150 ns typ
- Noninverting digital inputs are TTL and CMOS compatible
- High speed multiplying input slew rate: 8 mA/ μ s
- Power supply voltage range: $\pm 4.5V$ to $\pm 18V$
- Low power consumption: 33 mW @ $\pm 5V$

DAC0808, DAC0807, DAC0806

3

block and connection diagrams



typical application




FIGURE 1. $\pm 10V$ Output Digital to Analog Converter

ordering information

ACCURACY	OPERATING TEMPERATURE RANGE	ORDER NUMBERS*			
		D PACKAGE (D16C)		N PACKAGE (N16A)	
8 bit	$-55^{\circ}C \leq T_A \leq +125^{\circ}C$	DAC0808LD	LM1508D-8	DAC0808LCN	LM1408N-8
8 bit	$0^{\circ}C \leq T_A \leq +75^{\circ}C$			DAC0808LCJ	LM1408J-8
7 bit	$0^{\circ}C \leq T_A \leq +75^{\circ}C$			DAC0807LCJ	LM1408J-7
6 bit	$0^{\circ}C \leq T_A \leq +75^{\circ}C$			DAC0806LCJ	LM1408J-6

*Note. Devices may be ordered by using either order number.

**DAC0808, DAC0807,
DAC0806**

absolute maximum ratings ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Power Supply Voltage		Power Dissipation (Package Limitation)	
VCC	5.5 VDC	Cavity Package	1000 mW
VEE	-16.5 VDC	Derate above $T_A = 25^\circ\text{C}$	6.7 mW/ $^\circ\text{C}$
Digital Input Voltage, V5-V12	-10 VDC to +18 VDC	Operating Temperature Range	
Applied Output Voltage, VO	-11 VDC to +18 VDC	DAC0808L	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$
Reference Current, I14	5 mA	DAC0808L Series	$0 \leq T_A \leq +75^\circ\text{C}$
Reference Amplifier Inputs, V14, V15	VCC, VEE	Storage Temperature Range	-65°C to $+150^\circ\text{C}$

electrical characteristics

(VCC = 5V, VEE = -15 VDC, VREF/R14 = 2 mA, DAC0808L: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, DAC0808LC, DAC0807LC, DAC0806LC, $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, and all digital inputs at high logic level unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
E _r Relative Accuracy (Error Relative to Full Scale I _Q)	(Figure 4)				%	
	DAC0808L (LM1508-8),			±0.19	%	
	DAC0808LC (LM1408-8)				%	
	DAC0807LC (LM1408-7), (Note 1)			±0.39	%	
	DAC0806LC (LM1408-6), (Note 1)			±0.78	%	
Settling Time to Within 1/2 LSB (Includes t _{PLH})	$T_A = 25^\circ\text{C}$ (Note 2), (Figure 5)		150		ns	
t _{PLH} , t _{PHL} Propagation Delay Time	$T_A = 25^\circ\text{C}$, (Figure 5)		30	100	ns	
TClO Output Full Scale Current Drift			±20		ppm/ $^\circ\text{C}$	
MSB Digital Input Logic Levels	(Figure 3)					
V _{IH} High Level, Logic "1"		2			VDC	
V _{IL} Low Level, Logic "0"				0.8	VDC	
MSB Digital Input Current	(Figure 3)					
	High Level Low Level	V _{IH} = 5V V _{IL} = 0.8V	0 -0.003	0.040 -0.8	mA mA	
I ₁₅ Reference Input Bias Current	(Figure 3)		-1	-5	μA	
	Output Current Range	(Figure 3) V _{EE} = -5V V _{EE} = -15V, $T_A = 25^\circ\text{C}$	0 0	2.0 2.0	2.1 4.2	mA mA
I _O Output Current	(Figure 3)					
	Output Current, All Bits Low	V _{REF} = 2.000V, R14 = 1000Ω, (Figure 3)	1.9	1.99	2.1	mA
	Output Voltage Compliance Pin 1 Grounded, V _{EE} Below -10V	(Figure 3) $E_r \leq 0.19\%$, $T_A = 25^\circ\text{C}$			-0.55, +0.4 -5.0, +0.4	VDC VDC
SRI _{REF} Reference Current Slew Rate	(Figure 6)		8		mA/μs	
Output Current Power Supply Sensitivity	$-5V \leq V_{EE} \leq -16.5V$		0.05	2.7	μA/V	
Power Supply Current (All Bits Low)	(Figure 3)					
I _{CC}			2.3	22	mA	
I _{EE}			-4.3	-13	mA	
Power Supply Voltage Range	$T_A = 25^\circ\text{C}$, (Figure 3)					
VCC		4.5	5.0	5.5	VDC	
VEE		-4.5	-15	-16.5	VDC	
Power Dissipation	All Bits Low	VCC = 5V, VEE = -5V	33	170	mW	
		VCC = 5V, VEE = -15V	106	305	mW	
	All Bits High	VCC = 15V, VEE = -5V	90		mW	
		VCC = 15V, VEE = -15V	160		mW	










Note 1: All current switches are tested to guarantee at least 50% of rated current.

Note 2: All bits switched.

Note 3: Range control is not required.

typical performance characteristics

VCC = 5V, VEE = -15V, TA = 25°C, unless otherwise noted



Unless otherwise specified: R14 = 1 kΩ, C = 15 pF, pin 16 to VEE; RL = 50Ω, pin 4 to ground.

Curve A: Large Signal Bandwidth Method of Figure 7, VREF = 2 Vp-p offset 1 V above ground

Curve B: Small Signal Bandwidth Method of Figure 7, RL = 250Ω, VREF = 50 mVp-p offset 200 mV above ground.

Curve C: Large and Small Signal Bandwidth Method of Figure 9 (no op amp, RL = 50Ω), RS = 50Ω, VREF = 2V, VS = 100 mVp-p centered at 0V.

DAC0808, DAC0807, DAC0806





FIGURE 7 Equivalent Circuit of the DAC0808 Series

test circuits



V_1 and I_1 apply to inputs A1-AB.

The resistor tied to pin 15 is to temperature compensate the bias current and may not be necessary for all applications.

$$I_O = K \left(\frac{A_1}{2} + \frac{A_2}{4} + \frac{A_4}{16} + \frac{A_5}{32} + \frac{A_6}{64} + \frac{A_7}{128} + \frac{A_8}{256} \right)$$

where $K \equiv \frac{V_{REF}}{R_{14}}$

and $A_N = "1"$ if A_N is at high level

$A_N = "0"$ if A_N is at low level

FIGURE 3. Notation Definitions Test Circuit




FIGURE 4. Relative Accuracy Test Circuit





FIGURE 5. Transient Response and Settling Time

**DAC0808, DAC0807,
DAC0806**

test circuits (Continued)




FIGURE 6. Reference Current Slow Rate Measurement




FIGURE 7. Positive VREF




FIGURE 8. Negative VREF




FIGURE 9. Programmable Gain Amplifier or Digital Attenuator Circuit

application hints

REFERENCE AMPLIFIER DRIVE AND COMPENSATION

The reference amplifier provides a voltage at pin 14 for converting the reference voltage to a current, and a turn-around circuit or current mirror for feeding the ladder. The reference amplifier input current, I_{14} , must always flow into pin 14, regardless of the set-up method or reference voltage polarity.

Connections for a positive voltage are shown in *Figure 7*. The reference voltage source supplies the full current

I_{14} . For bipolar reference signals, as in the multiplying mode, R_{15} can be tied to a negative voltage corresponding to the minimum input level. It is possible to eliminate R_{15} with only a small sacrifice in accuracy and temperature drift.

The compensation capacitor value must be increased with increases in R_{14} to maintain proper phase margin; for R_{14} values of 1, 2.5 and 5 k Ω , minimum capacitor values are 15, 37 and 75 pF. The capacitor may be tied to either V_{EE} or ground, but using V_{EE} increases negative supply rejection.

application hints (Continued)

A negative reference voltage may be used if R14 is grounded and the reference voltage is applied to R15 as shown in *Figure 8*. A high input impedance is the main advantage of this method. Compensation involves a capacitor to V_{EE} on pin 16, using the values of the previous paragraph. The negative reference voltage must be at least 4V above the V_{EE} supply. Bipolar input signals may be handled by connecting R14 to a positive reference voltage equal to the peak positive input level at pin 15.

When a DC reference voltage is used, capacitive bypass to ground is recommended. The 5V logic supply is not recommended as a reference voltage. If a well regulated 5V supply which drives logic is to be used as the reference, R14 should be decoupled by connecting it to 5V through another resistor and bypassing the junction of the 2 resistors with 0.1 μ F to ground. For reference voltages greater than 5V, a clamp diode is recommended between pin 14 and ground.

If pin 14 is driven by a high impedance such as a transistor current source, none of the above compensation methods apply and the amplifier must be heavily compensated, decreasing the overall bandwidth.

OUTPUT VOLTAGE RANGE

The voltage on pin 4 is restricted to a range of -0.6 to $0.5V$ when $V_{EE} = -5V$ due to the current switching methods employed in the DAC0808.

The negative output voltage compliance of the DAC0808 is extended to $-5V$ where the negative supply voltage is more negative than $-10V$. Using a full-scale current of 1.992 mA and load resistor of 2.5 k Ω between pin 4 and ground will yield a voltage output of 256 levels between 0 and $-4.980V$. Floating pin 1 does not affect the converter speed or power dissipation. However, the value of the load resistor determines the switching time due to increased voltage swing. Values of R_L up to 500 Ω do not significantly affect performance, but a 2.5 k Ω load increases worst-case settling time to 1.2 μ s (when all bits are switched ON). Refer to the subsequent text section on Settling Time for more details on output loading.

OUTPUT CURRENT RANGE

The output current maximum rating of 4.2 mA may be used only for negative supply voltages more negative than $-7V$, due to the increased voltage drop across the resistors in the reference current amplifier.

ACCURACY

Absolute accuracy is the measure of each output current level with respect to its intended value, and is dependent upon relative accuracy and full-scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full-scale current. The relative accuracy of the DAC0808 is essentially constant with temperature due to the excellent temperature tracking

of the monolithic resistor ladder. The reference current may drift with temperature, causing a change in the absolute accuracy of output current. However, the DAC0808 has a very low full-scale current drift with temperature.

The DAC0808 series is guaranteed accurate to within $\pm 1/2$ LSB at a full-scale output current of 1.992 mA. This corresponds to a reference amplifier output current drive to the ladder network of 2 mA, with the loss of 1 LSB (8 μ A) which is the ladder remainder shunted to ground. The input current to pin 14 has a guaranteed value of between 1.9 and 2.1 mA, allowing some mismatch in the NPN current source pair. The accuracy test circuit is shown in *Figure 4*. The 12-bit converter is calibrated for a full-scale output current of 1.992 mA. This is an optional step since the DAC0808 accuracy is essentially the same between 1.5 and 2.5 mA. Then the DAC0808 circuits' full-scale current is trimmed to the same value with R14 so that a zero value appears at the error amplifier output. The counter is activated and the error band may be displayed on an oscilloscope, detected by comparators, or stored in a peak detector.

Two 8-bit D-to-A converters may not be used to construct a 16-bit accuracy D-to-A converter. 16-bit accuracy implies a total error of $\pm 1/2$ of one part in 65 536, or $\pm 0.00076\%$, which is much more accurate than the $\pm 0.13\%$ specification provided by the DAC0808.

MULTIPLYING ACCURACY

The DAC0808 may be used in the multiplying mode with 8-bit accuracy when the reference current is varied over a range of 256:1. If the reference current in the multiplying mode ranges from 16 μ A to 4 mA, the additional error contributions are less than 1.6 μ A. This is well within 8-bit accuracy when referred to full-scale.

A monotonic converter is one which supplies an increase in current for each increment in the binary word. Typically, the DAC0808 is monotonic for all values of reference current above 0.5 mA. The recommended range for operation with a DC reference current is 0.5 to 4 mA.


SETTLING TIME

The worst-case switching condition occurs when all bits are switched ON, which corresponds to a low-to-high transition for all bits. This time is typically 150 ns for settling to within $\pm 1/2$ LSB, for 8-bit accuracy, and 100 ns to 1/2 LSB for 7 and 6-bit accuracy. The turn OFF is typically under 100 ns. These times apply when $R_L \leq 500\Omega$ and $C_O \leq 25$ pF.

Extra care must be taken in board layout since this is usually the dominant factor in satisfactory test results when measuring settling time. Short leads, 100 μ F supply bypassing for low frequencies, and minimum scope lead length are all mandatory.



Amplifiers



LF155/LF156/LF157 Series Monolithic JFET Input Operational Amplifiers

LF155, LF155A, LF255, LF355, LF355A, LF355B low supply current
 LF156, LF156A, LF256, LF356, LF356A, LF356B wide band
 LF157, LF157A, LF257, LF357, LF357A, LF357B wide band decompensated ($A_{V_{MIN}} = 5$)

General Description

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors (BI-FET Technology). These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

Advantages

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance—very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (10,000 pF) without stability problems
- Internal compensation and large differential input voltage capability

Applications

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers

- Photocell amplifiers
- Sample and Hold circuits


Common Features
(LF155A, LF156A, LF157A)

- Low input bias current 30 pA
- Low input offset current 3 pA
- High input impedance $10^{12}\Omega$
- Low input offset voltage 1 mV
- Low input offset voltage temperature drift $3\mu V/^{\circ}C$
- Low input noise current 0.01 pA/ \sqrt{Hz}
- High common-mode rejection ratio 100 dB
- Large dc voltage gain 106 dB

Uncommon Features

	LF155A	LF156A	LF157A ($A_V = 5$)*	UNITS
■ Extremely fast settling time to 0.01%	4	1.5	1.5	μs
■ Fast slew rate	5	12	50	V/ μs
■ Wide gain bandwidth	2.5	5	20	MHz
■ Low input noise voltage	20	12	12	nV/ \sqrt{Hz}

Simplified Schematic



LF155/LF156/LF157 Series

